


Data Sheet June 18, 2008 FN6720.0

# 12-Bit, +3.3V, 130MSPS, High Speed D/A Converter

The ISL76161 is a 12-bit, 130MSPS (Mega-Samples Per Second), CMOS, high speed, low power, D/A (digital to analog) converter, designed specifically for use in radar systems or high performance communication systems, such as base transceiver stations utilizing 2.5G or 3G cellular protocols.

## **Pinout**



#### **Features**

- High Speed......130MSPS
- Low Power . . . . 103mW with 20mA Output at 130MSPS
- Adjustable Full Scale Output Current..... 2mA to 20mA
- Excellent Spurious Free Dynamic Range (73dBc to Nyquist, f<sub>S</sub> = 130MSPS, f<sub>OUT</sub> = 10MHz)
- AECQ100 Qualified Component
- Extended Temperature Operation: -40°C to +105°C
- +3.3V Power Supply
- 3V LVCMOS Compatible Inputs
- UMTS Adjacent Channel Power = 70dB at 19.2MHz
- EDGE/GSM SFDR = 90dBc at 11MHz in 20MHz Window
- Pb-Free (RoHS Compliant)

## **Applications**

- · Automotive Radar Systems
  - 24GHz and 77GHz Radar for Adaptive Cruise Control
- Cellular Infrastructure Single or Multi-Carrier: IS-136, IS-95, GSM, EDGE, CDMA2000, WCDMA, TDS-CDMA
- · Wireless Communication Systems
- · High Resolution Imaging Systems
- · Arbitrary Waveform Generators


## Ordering Information

PART NUMBER (Note)	PART MARKING	CLOCK SPEED	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL76161AVZ	ISL76161 AVZ	130MHz	-40 to +105	28 Ld TSSOP	M28.173
ISL76161AVZ-T*	ISL76161 AVZ	130MHz	-40 to +105	28 Ld TSSOP Tape and Reel	M28.173
ISL76161AVZ-TK*	ISL76161 AVZ	130MHz	-40 to +105	28 Ld TSSOP Tape and Reel	M28.173


<sup>\*</sup>Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## **Typical Applications Circuit**



## Functional Block Diagram



## Pin Descriptions

PIN NO.	PIN NAME	DESCRIPTION
1-12	D11 (MSB) Through D0 (LSB)	Digital Data Bit 11, (Most Significant Bit) through Digital Data Bit 0, (Least Significant Bit).
15	SLEEP	Control Pin for Power-Down mode. Sleep Mode is active high; Connect to ground for Normal Mode. Sleep pin has internal 20µA active pull-down current.
16	REFLO	Connect to analog ground to enable internal 1.2V reference or connect to AV <sub>DD</sub> to disable internal reference.
17	REFIO	Reference voltage input if internal reference is disabled. Reference voltage output if internal reference is enabled. Use $0.1\mu F$ cap to ground when internal reference is enabled.
18	FSADJ	Full Scale Current Adjust. Use a resistor to ground to adjust full scale output current. Full Scale Output Current = 32 x V <sub>FSADJ</sub> /R <sub>SET</sub> .
19, 25	NC	No Connect. These should be grounded, but can be left disconnected.
21	IOUTB	The complementary current output of the device. Full scale output current is achieved when all input bits are set to binary 0.
22	IOUTA	Current output of the device. Full scale output current is achieved when all input bits are set to binary 1.
23	COMP	Connect 0.1µF capacitor to ACOM.
24	AV <sub>DD</sub>	Analog Supply (+3.0V to +3.6V).
20	ACOM	Connect to Analog Ground.
13, 14, 26	DCOM	Connect to Digital Ground.
27	DV <sub>DD</sub>	Digital Supply (+3.0V to +3.6V).
28	CLK	Clock Input.

## **Absolute Maximum Ratings**

Digital Supply Voltage DV <sub>DD</sub> to DCOM	+4.0V
Analog Supply Voltage AVDD to ACOM	+4.0V
Grounds, ACOM TO DCOM0.3V to	+0.3V
Digital Input Voltages (D9-D0, CLK, SLEEP)DV <sub>DD</sub>	+ 0.3V
Reference Input Voltage Range AV <sub>DD</sub>	+ 0.3V
Analog Output Current (I <sub>OUT</sub> )	24mA

## **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}(^{\circ}C/W)$
TSSOP Package	84
Maximum Junction Temperature	
Maximum Storage Temperature Range65°	C to +150°C
Pb-Free Reflow Profilese	e link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

## **Operating Conditions**

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

1. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

 $\textbf{Electrical Specifications} \qquad \text{AV}_{DD} = \text{DV}_{DD} = +3.3 \text{V}, \ \text{V}_{REF} = \text{Internal 1.2V}, \ \text{IOUTFS} = 20 \text{mA}, \ \text{T}_{A} = +25 ^{\circ}\text{C} \ \text{for All Typical Values}; \ \text{Parameters}$ with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

		T <sub>A</sub> =	$T_A = -40^{\circ}C \text{ TO } +105^{\circ}C$			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
SYSTEM PERFORMANCE		"		II.	1.	
Resolution		12	-	-	Bits	
Integral Linearity Error, INL	"Best Fit" Straight Line (Note 7)	-1.25	±0.5	+1.25	LSB	
Differential Linearity Error, DNL	(Note 7)	-1	±0.5	+1	LSB	
Offset Error, IOS	IOUTA (Note 7)	-0.006	-	+0.006	% FSR	
Offset Drift Coefficient	(Note 7)	-	0.1	-	ppm FSR/°C	
Full Scale Gain Error, FSE	With External Reference (Notes 2, 7)	-	±0.5	-	% FSR	
	With Internal Reference (Notes 2, 7)	-3	±0.5	+3	% FSR	
Full Scale Gain Drift	With External Reference (Note 7)	-	±50	-	ppm FSR/°C	
	With Internal Reference (Note 7)	-	±100	-	ppm FSR/°C	
Full Scale Output Current, I <sub>FS</sub>	Rset = 1.94kΩ (Maximum FS output)	-	20	-	mA	
	Rset = $20k\Omega$ (Minimum FS output)	-	2	-	mA	
Output Voltage Compliance - High Voltage Limit		-	1.25	-	V	
Output Voltage Compliance - Low Voltage Limit		-	-1.0	-	V	
DYNAMIC CHARACTERISTICS		<u> </u>		+	<del>!</del>	
Maximum Clock Rate, f <sub>CLK</sub>		130	150	-	MHz	
Output Rise Time	Full Scale Step	-	1.5	-	ns	
Output Fall Time	e Full Scale Step		1.5	-	ns	
Output Capacitance		-	10	-	pF	
Output Noise	IOUTFS = 20mA	-	50	-	pA/√Hz	
	IOUTFS = 2mA	-	30	-	pA/√Hz	

intersil FN6720.0 June 18, 2008

## **Electrical Specifications**

 $AV_{DD} = DV_{DD} = +3.3V$ ,  $V_{REF} = Internal 1.2V$ , IOUTFS = 20mA,  $T_A = +25^{\circ}C$  for All Typical Values; Parameters with MIN and/or MAX limits are 100% tested at  $+25^{\circ}C$ , unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued)

			40°C TO	+105°C	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
AC CHARACTERISTICS (Using Figure	e 12 with $R_{DIFF}$ = 100 $\Omega$ , $R_{LOAD}$ = $R_A$ = $R_B$ = 50 $\Omega$ , Full Scale Outpu	t = -2.0d	Bm)	•	
Spurious Free Dynamic Range, SFDR Within a Window	f <sub>CLK</sub> = 130MSPS, f <sub>OUT</sub> = 20.2MHz, 20MHz Span (Notes 4, 6)	-	85	-	dBc
Spurious Free Dynamic Range,	f <sub>CLK</sub> = 130MSPS, f <sub>OUT</sub> = 50.5MHz (Notes 4, 6)	-	57	-	dBc
SFDR to Nyquist (f <sub>CLK</sub> /2)	f <sub>CLK</sub> = 130MSPS, f <sub>OUT</sub> = 40.4MHz (Notes 4, 6)	-	62	-	dBc
	f <sub>CLK</sub> = 130MSPS, f <sub>OUT</sub> = 20.2MHz (Notes 4, 7)	-	69	-	dBc
	f <sub>CLK</sub> = 130MSPS, f <sub>OUT</sub> = 10.1MHz (Notes 4, 6)	-	73	-	dBc
	f <sub>CLK</sub> = 130MSPS, f <sub>OUT</sub> = 5.05MHz, T = +25°C (Notes 4, 6)	70	77	-	dBc
	f <sub>CLK</sub> = 130MSPS, f <sub>OUT</sub> = 5.05MHz, T = -40°C to +105°C (Notes 4, 6)	67	-	-	dBc
	f <sub>CLK</sub> = 100MSPS, f <sub>OUT</sub> = 40.4MHz (Notes 4, 6)	-	60	-	dBc
	f <sub>CLK</sub> = 80MSPS, f <sub>OUT</sub> = 30.3MHz (Notes 4, 6)	-	63	-	dBc
	f <sub>CLK</sub> = 80MSPS, f <sub>OUT</sub> = 20.2MHz (Notes 4, 6)	-	69	-	dBc
	f <sub>CLK</sub> = 80MSPS, f <sub>OUT</sub> = 10.1MHz (Notes 4, 6, 8)	-	70	-	dBc
	f <sub>CLK</sub> = 80MSPS, f <sub>OUT</sub> = 5.05MHz (Notes 4, 6)	-	76	-	dBc
	f <sub>CLK</sub> = 50MSPS, f <sub>OUT</sub> = 20.2MHz (Notes 4, 6)	-	68	-	dBc
	f <sub>CLK</sub> = 50MSPS, f <sub>OUT</sub> = 10.1MHz (Notes 4, 6)	-	73	-	dBc
	f <sub>CLK</sub> = 50MSPS, f <sub>OUT</sub> = 5.05MHz (Notes 4, 6)	-	77	-	dBc
Spurious Free Dynamic Range, SFDR in a Window with Eight Tones	f <sub>CLK</sub> = 130MSPS, f <sub>OUT</sub> =17.5MHz to 27.9MHz, 1.3MHz Spacing, 35MHz Span (Notes 4, 6)	-	68	-	dBc
	f <sub>CLK</sub> = 80MSPS, f <sub>OUT</sub> = 10.8MHz to 17.2MHz, 811kHz Spacing, 15MHz Span (Notes 4, 6)	-	75	-	dBc
	f <sub>CLK</sub> = 50MSPS, f <sub>OUT</sub> = 6.7MHz to 10.8MHz, 490kHz Spacing, 10MHz Span (Notes 4, 6)	-	77	-	dBc
Spurious Free Dynamic Range, SFDR in a Window with EDGE or GSM	$f_{CLK}$ = 78MSPS, $f_{OUT}$ = 11MHz, in a 20MHz Window, RBW = 30kHz (Notes 4, 6, 8)	-	90	-	dBc
Adjacent Channel Power Ratio, ACPR with UMTS	f <sub>CLK</sub> = 76.8MSPS, f <sub>OUT</sub> = 19.2MHz, RBW = 30kHz (Notes 4, 6, 8)	-	70	-	dB
VOLTAGE REFERENCE			J.	II.	l
Internal Reference Voltage, V <sub>FSADJ</sub>	Pin 18 Voltage with Internal Reference	1.2	1.23	1.3	V
Internal Reference Voltage Drift		-	±40	-	ppm/°C
Internal Reference Output Current Sink/Source Capability	Reference is not intended to be externally loaded	-	0	-	μΑ
Reference Input Impedance		-	1	-	ΜΩ
Reference Input Multiplying Bandwidth	(Note 6)	-	1.0	-	MHz
DIGITAL INPUTS D11-D0, CLK				1	
Input Logic High Voltage with 3.3V Supply, V <sub>IH</sub>	(Note 3)	0.7 * DV <sub>DD</sub>	-	-	V
Input Logic Low Voltage with 3.3V Supply, V <sub>IL</sub>	(Note 3)	-	-	0.3 * DV <sub>DD</sub>	V
Sleep Input Current, I <sub>IH</sub>		-25	-	+25	μΑ
Input Logic Current, I <sub>IH, IL</sub>		-20	-	+20	μΑ
Clock Input Current, I <sub>IH, IL</sub>		-10	-	+10	μΑ

intersil FN6720.0 June 18, 2008

## **Electrical Specifications**

 $AV_{DD} = DV_{DD} = +3.3V$ ,  $V_{REF} = Internal 1.2V$ , IOUTFS = 20mA,  $T_A = +25^{\circ}C$  for All Typical Values; Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. **(Continued)** 

	TEST CONDITIONS		T <sub>A</sub> = -40°C TO +105°C		
PARAMETER			TYP	MAX	UNITS
Digital Input Capacitance, CIN		-	5	-	pF
TIMING CHARACTERISTICS					
Data Setup Time, t <sub>SU</sub>	See Figure 13	-	1.5	-	ns
Data Hold Time, t <sub>HLD</sub>	See Figure 13	-	1.5	-	ns
Propagation Delay Time, t <sub>PD</sub>	See Figure 13	-	1	-	Clock Period
Minimum CLK Pulse Width, t <sub>PW1</sub> , t <sub>PW2</sub>	See Figure 13, (Note 9)	-	2	-	ns
POWER SUPPLY CHARACTERISTIC	CS (Note 3)	1		1	
AV <sub>DD</sub> Power Supply	(Note 7)	2.7	3.3	3.6	V
DV <sub>DD</sub> Power Supply	(Note 7)	2.7	3.3	3.6	V
Analog Supply Current (I <sub>AVDD</sub> )	3.3V, IOUTFS = 20mA	-	27.5	28.5	mA
	3.3V, IOUTFS = 2mA	-	10	-	mA
Digital Supply Current (I <sub>DVDD</sub> )	3.3V (Note 5)	-	3.7	5	mA
Supply Current (I <sub>AVDD</sub> ) Sleep Mode	3.3V, IOUTFS = Don't Care	-	1.5	-	mA
Power Dissipation	3.3V, IOUTFS = 20mA (Note 5)	-	103	111	mW
	3.3V, IOUTFS = 20mA	-	110	120	mW
	3.3V, IOUTFS = 2mA (Note 5)	-	45	-	mW
Power Supply Rejection	Single Supply (Note 6)	-0.125	-	+0.125	%FSR/V

#### NOTES:

- Gain Error measured as the error in the ratio between the full scale output current and the current through R<sub>SET</sub> (typically 625μA). Ideally the ratio should be 32.
- 3. Power supply current measurements are performed with all digital inputs at either DV<sub>DD</sub> or DCOM
- 4. Spectral measurements made with differential transformer coupled output and no external filtering. For multitone testing, the same pattern was used at different clock rates, producing different output frequencies but at the same ratio to the clock rate.
- 5. Measured with the clock at 130MSPS and the output frequency at 5MHz.
- 6. See "Definition of Specifications" on page 9.
- 7. Recommended operation is from 3.0V to 3.6V. Operation below 3.0V is possible with some degradation in spectral performance. Reduction in analog output current may be necessary to maintain spectral performance.
- 8. See "Typical Performance" plots on page 7.
- 9. Tested in production with a clock pulse width of 50% duty cycle

FN6720.0 June 18, 2008

## **Typical Performance** (+3.3V Supply, Using Figure 11 with $R_{DIFF}$ = $100\Omega$ and $R_{LOAD}$ = $50\Omega$ )




FIGURE 1. EDGE AT 11MHz, 78MSPS CLOCK (91+dBc @  $\Delta f = +6MHz$ )




FIGURE 3. GSM AT 11MHz, 78MSPS CLOCK (90+dBc @  $\Delta f = +6$ MHz, 3dB PAD)




FIGURE 5. FOUR EDGE CARRIERS AT 12.4MHz TO 15.6MHz, 800kHz SPACING, 78MSPS (71dBc - 20MHz WINDOW)




FIGURE 2. EDGE AT 11MHz, 78MSPS CLOCK (75dBc - NYQUIST, 6dB PAD)




FIGURE 4. GSM AT 11MHz, 78MSPS CLOCK (75dBc - NYQUIST, 9dB PAD)




FIGURE 6. FOUR GSM CARRIERS AT 12.4MHz TO 15.6MHz, 78MSPS (73dBc - 20MHz WINDOW, 6dB PAD)

## **Typical Performance** (+3.3V Supply, Using Figure 11 with $R_{DIFF} = 100\Omega$ and $R_{LOAD} = 50\Omega$ ) (Continued)




FIGURE 7. UMTS AT 19.2MHz, 76.8MSPS (70dB 1stACPR, 70dB 2ndACPR)




FIGURE 9. TWO TONES (CkHzF = 6) AT 8.5MHz, 50MSPS CLOCK, 500kHz SPACING (82dBc - 10MHz WINDOW, 6dB PAD)




FIGURE 8. ONE TONE AT 10.1MHz, 80MSPS CLOCK (71dBc - NYQUIST, 6dB PAD)




FIGURE 10. FOUR TONES (CF = 8.1) AT 14MHz, 80MSPS CLOCK, 800kHz SPACING (70dBc - NYQUIST, 6dB PAD)

FN6720.0 June 18, 2008

## **Definition of Specifications**

Adjacent Channel Power Ratio, ACPR, is the ratio of the average power in the adjacent frequency channel (or offset) to the average power in the transmitted frequency channel.

Differential Linearity Error, DNL, is the measure of the step size output deviation from code to code. Ideally, the step size should be 1 LSB. A DNL specification of 1 LSB or less guarantees monotonicity.

EDGE, Enhanced Data for Global Evolution, a TDMA standard for cellular applications which uses 200kHz BW, 8-PSK modulated carriers.

Full Scale Gain Drift, is measured by setting the data inputs to be all logic high (all 1s) and measuring the output voltage through a known resistance as the temperature is varied from T<sub>MIN</sub> to T<sub>MAX</sub>. It is defined as the maximum deviation from the value measured at room temperature to the value measured at either T<sub>MIN</sub> or T<sub>MAX</sub>. The units are ppm of FSR (full scale range) per °C.

Full Scale Gain Error, is the error from an ideal ratio of 32 between the output current and the full scale adjust current (through R<sub>SFT</sub>).

GSM, Global System for Mobile Communication, a TDMA standard for cellular applications which uses 200kHz BW, GMSK modulated carriers.

Integral Linearity Error, INL, is the measure of the worst case point that deviates from a best fit straight line of data values along the transfer curve.

Internal Reference Voltage Drift, is defined as the maximum deviation from the value measured at room temperature to the value measured at either T<sub>MIN</sub> or T<sub>MAX</sub>. The units are ppm per °C.

Offset Drift, is measured by setting the data inputs to all logic low (all 0s) and measuring the output voltage at IOUTA through a known resistance as the temperature is varied from  $T_{\mbox{\scriptsize MIN}}$  to  $T_{\mbox{\scriptsize MAX}}.$  It is defined as the maximum deviation from the value measured at room temperature to the value measured at either  $T_{MIN}$  or  $T_{MAX}$ . The units are ppm of FSR (full scale range) per degree °C.

Offset Error, is measured by setting the data inputs to all logic low (all 0s) and measuring the output voltage of IOUTA through a known resistance. Offset error is defined as the maximum deviation of the IOUTA output current from a value of 0mA.

Output Voltage Compliance Range, is the voltage limit imposed on the output. The output impedance should be chosen such that the voltage developed does not violate the compliance range.

Power Supply Rejection, is measured using a single power supply. The nominal supply voltage is varied ±10% and the change in the DAC full scale output is noted.

Reference Input Multiplying Bandwidth, is defined as the 3dB bandwidth of the voltage reference input. It is measured by using a sinusoidal waveform as the external reference with the digital inputs set to all 1s. The frequency is increased until the amplitude of the output waveform is 0.707 (-3dB) of its original value.

Spurious Free Dynamic Range, SFDR, is the amplitude difference from the fundamental signal to the largest harmonically or non-harmonically related spur within the specified frequency window.

Total Harmonic Distortion, THD, is the ratio of the RMS value of the fundamental output signal to the RMS sum of the first five harmonic components.

UMTS, Universal Mobile Telecommunications System, a W-CDMA standard for cellular applications which uses 3.84MHz modulated carriers.

## **Detailed Description**

The ISL76161 is a 12-bit, current out, CMOS, digital to analog converter. The maximum update rate is at least 130MSPS and can be powered by a single power supply in the recommended range of +3.0V to +3.6V. Operation with clock rates higher than 130MSPS is possible; please contact the factory for more information. It consumes less than 120mW of power when using a +3.3V supply, the maximum 20mA of output current, and the data switching at 130MSPS. The architecture is based on a segmented current source arrangement that reduces glitch by reducing the amount of current switching at any one time. In previous architectures that contained all binary weighted current sources or a binary weighted resistor ladder, the converter may have had a substantially larger amount of current turning on and off at certain, worst-case transition points, such as midscale and quarter scale transitions. By greatly reducing the amount of current switching at these major transitions, the overall glitch of the converter is dramatically reduced, improving settling time, transient problems, and accuracy.

#### Digital Inputs and Termination

The ISL76161 digital inputs are guaranteed to 3V LVCMOS levels. The internal register is updated on the rising edge of the clock. To minimize reflections, proper transmission line termination should be implemented. If the lines driving the clock and the digital inputs are long  $50\Omega$  lines, then proper transmission line termination techniques should be used. Termination is not likely needed as long as the digital waveform source is within a few inches of the DAC. For digital drivers with very high speed edge rates, it is recommended that the user consider series resistors (50 $\Omega$  to  $200\Omega$ ) immediately prior to the DAC's inputs in order to reduce the amount of noise.

## **Power Supply**

Separate digital and analog power supplies are recommended. The allowable supply range is +2.7V to +3.6V. The

intersil FN6720.0 June 18, 2008 recommended supply range is +3.0 to 3.6V (nominally +3.3V) to maintain optimum SFDR. However, operation down to +2.7V is possible with some degradation in SFDR. Reducing the analog output current can help the SFDR at +2.7V. The SFDR values stated in the "Electrical Specifications" table on page 4 were obtained with a +3.3V supply.

#### **Ground Planes**

Separate digital and analog ground planes should be used. All of the digital functions of the device and their corresponding components should be located over the digital ground plane and terminated to the digital ground plane. The same is true for the analog components and the analog ground plane.

#### Noise Reduction

To minimize power supply noise,  $0.1\mu F$  capacitors should be placed as close as possible to the converter's power supply pins,  $AV_{DD}$  and  $DV_{DD}$ . Also, the layout should be designed using separate digital and analog ground planes and these capacitors should be terminated to the digital ground for  $DV_{DD}$  and to the analog ground for  $AV_{DD}$ . Additional filtering of the power supplies on the board is recommended.

#### Voltage Reference

The internal voltage reference of the device has a nominal value of  $\pm 1.23 V$  with a  $\pm 40 ppm/^{\circ} C$  drift coefficient over the full temperature range of the converter. It is recommended that a  $0.1 \mu F$  capacitor be placed as close as possible to the REFIO pin, connected to the analog ground. The REFLO pin (16) selects the reference. The internal reference can be selected if pin 16 is tied low (ground). If an external reference is desired, then pin 16 should be tied high (the analog supply voltage) and the external reference driven into REFIO, pin 17. The full scale output current of the converter is a function of the voltage reference used and the value of  $R_{SET}$ .  $I_{OUT}$  should be within the 2mA to 20mA range, though operation below 2mA is possible, with performance degradation.

If the internal reference is used,  $V_{FSADJ}$  will equal approximately 1.2V (pin 18). If an external reference is used,  $V_{FSADJ}$  will equal the external reference. The calculation for  $I_{OUT}$  (Full Scale) is:

$$I_{OUT}(Full Scale) = (V_{FSADJ}/R_{SFT}) \times 32$$
 (EQ. 1)

If the full scale output current is set to approximately 20mA by using the internal voltage reference (1.2V) and a 1.94k $\Omega$  RSET resistor, then the input coding to output current will resemble those shown in Table 1.

TABLE 1. INPUT CODING vs. OUTPUT CURRENT WITH INTERNAL REFERENCE AND  $R_{SET} = 1.91 k\Omega$ 

INPUT CODE (D11-D0)	IOUTA (mA)	IOUTB (mA)
11 11111 11111	20	0
10 00000 00000	10	10
00 00000 00000	0	20

#### **Analog Output**

IOUTA and IOUTB are complementary current outputs. The sum of the two currents is always equal to the full scale output current minus one LSB. If single ended use is desired, a load resistor can be used to convert the output current to a voltage. It is recommended that the unused output be either grounded or equally terminated. The voltage developed at the output must not violate the nominal output voltage compliance range of -1.0V to 1.25V. R<sub>OUT</sub> (the impedance loading each current output) should be chosen so that the desired output voltage is produced in conjunction with the output full scale current. If a known line impedance is to be driven, then the output load resistor should be chosen to match this impedance. The output voltage equation is:

$$V_{OUT} = I_{OUT} \times R_{OUT}$$
 (EQ. 2)


The most effective method for reducing the power consumption is to reduce the analog output current, which dominates the supply current. The maximum recommended output current is 20mA.

## **Differential Output**

IOUTA and IOUTB can be used in a differential-to-single-ended arrangement to achieve better harmonic rejection. With  $R_{DIFF}=50\Omega$  and  $R_{LOAD}=50\Omega$ , the circuit in Figure 11 will provide a  $500 \mathrm{mV_{P-P}}$  (-2dBm) signal at the output of the transformer if the full scale output current of the DAC is set to 20mA (used for the "Electrical Specifications" table on page 4). Values of  $R_{DIFF}=100\Omega$  and  $R_{LOAD}=50\Omega$  were used for the "Typical Performance" curves on page 7. The center tap in Figure 11 must be grounded.

In the circuit in Figure 12, the user is left with the option to ground or float the center tap. The DC voltage that will exist at either IOUTA or IOUTB if the center tap is floating is IOUT $_{DC} \times 2 \times (R_A//R_B)$  V because  $R_{DIFF}$  is DC shorted by the transformer, and the DC currents from each output add constructively. If the center tap is grounded, the DC voltage is 0V. Recommended values for the circuit in Figure 12 are  $R_A = R_B = 50\Omega,\,R_{DIFF} = 100\Omega,$  assuming  $R_{LOAD} = 50\Omega.$  The performance of Figure 11 and Figure 12 is basically the same, however leaving the center tap of Figure 12 floating allows the circuit to find a more balanced virtual ground, theoretically improving the even order harmonic rejection, but likely reducing the signal swing available due to the output voltage compliance range limitations.


## $R_{EQ} = 0.5 x (R_{LOAD} // R_{DIFF})$ AT EACH OUTPUT



R<sub>LOAD</sub> REPRESENTS THE LOAD SEEN BY THE TRANSFORMER

FIGURE 11. OUTPUT LOADING FOR DATASHEET MEASUREMENTS

 $\rm R_{EQ}$  =  $\rm R_A$  // [ 0.5 x (R\_{LOAD} // R\_{DIFF}) ], WHERE  $\rm R_A$  =  $\rm R_B$ 



LOAD SEEN BY THE TRANSFORMER

FIGURE 12. ALTERNATIVE OUTPUT LOADING

## Timing Diagram

## Propagation Delay

The converter requires two clock rising edges for data to be represented at the output. Each rising edge of the clock captures the present data word and outputs the previous data. The propagation delay is therefore 1/CLK, plus <2ns of settling. See Figure 13.





FIGURE 13. PROPAGATION DELAY, SETUP TIME, HOLD TIME AND MINIMUM PULSE WIDTH DIAGRAM

## Thin Shrink Small Outline Plastic Packages (TSSOP)



#### NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-153-AE, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
   Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M28.173
28 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INC	INCHES MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.051	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
С	0.0035	0.0079	0.09	0.20	-
D	0.378	0.386	9.60	9.80	3
E1	0.169	0.177	4.30	4.50	4
е	0.026	BSC	0.65	BSC	-
Е	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
N	28		2	8	7
α	0°	8 <sup>o</sup>	0°	8º	-

Rev. 0 6/98

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com